

(72) LIAO, HENG, CA

(71) PMC-SIERRA, INC., CA


(51) Int. Cl.⁷ H04L 12/56, H04L 12/26

(30) 1999/04/30 (60/131,989) US

(30) 2000/03/29 (09/538,132) US

(54) **METHODE ET APPAREIL POUR LANGAGE DE
CLASSIFICATION LEXICALE PROGRAMMABLE DE
PAQUETS**

(54) **METHOD AND APPARATUS FOR PROGRAMMABLE LEXICAL
PACKET CLASSIFIER**



(57) A packet classification language (PCL) is provided to specify data packets in a routing device. The PCL uses regular expressions to match incoming data packets. Class identifiers associated with each regular expression identifies the class to which each recognized packet belongs for subsequent processing. A PCL compiler produces a DFA which recognizes the data packets as defined by the regular expressions. A hardware implemented DFA is used to scan the input stream which constitutes the data packets.

METHOD AND APPARATUS FOR PROGRAMMABLE LEXICAL PACKET CLASSIFIER

ABSTRACT OF THE DISCLOSURE

A packet classification language (PCL) is provided to specify data packets in a
5 routing device. The PCL uses regular expressions to match incoming data packets. Class
identifiers associated with each regular expression identifies the class to which each
recognized packet belongs for subsequent processing. A PCL compiler produces a DFA
which recognizes the data packets as defined by the regular expressions. A hardware
implemented DFA is used to scan the input stream which constitutes the data packets.

METHOD AND APPARATUS FOR PROGRAMMABLE LEXICAL PACKET CLASSIFIER

CROSS-REFERENCES TO RELATED APPLICATIONS

5 This application claims priority from U.S. Application 60/131,989, filed April 30, 1999 (attorney docket no. 16491-27.00US) and is herein fully incorporated by reference for all purposes.

BACKGROUND OF THE INVENTION

10 The present invention is related to network data switches and more particularly to a packet classification method and apparatus therefor.

 Modern high performance switches, routers, traffic management devices and other network equipment generally process and transmit digital data that have been formatted into data packets, with each packet having one or more packet headers and
15 packet data. Packet classification is an operation that is common to all packet routing and switching devices. For example, firewall filtering requires packets to be classified so that certain identified packets can be eliminated from the outgoing traffic. Packet classification is necessary to implement policy-based routing. Router access lists require packets to be classified for subsequent routing processing. Packet classification is used to
20 identify different packets for collecting user statistics for performance monitoring and billing purposes.

 Typically, packets are constructed according to a layered protocol suite and are encapsulated in a hierarchical structure, with higher layer protocol packets nested within lower layer protocol packets. Decisions regarding how to process a packet are
25 made by examining data in the packet, such as the address and/or the control/data fields of the packet. These *packet classifiers* can be part of the decision engine that analyzes the protocol encapsulation structure and classifies the packet according to a set of predefined rules.

 A standard prior art method of processing packets uses protocol
30 discrimination software to analyze packet protocol structure and to classify a packet according to a set of policies. The protocol discrimination software code usually compares, layer by layer, the key control or data fields of the packet. A decision tree is

crafted to direct the processor to the discrimination code for the next layer, when processing of the discrimination code at the previous layer is finished.

5 The software solutions require a CPU to run at a clock rate that is about an order of magnitude higher than the data receive clock rate in order to adequately process and route incoming packets in real time. The rapid growth in available network bandwidth makes the software approach expensive, impractical, and increasingly difficult to realize.

Hardware-based fixed protocol identifiers and programmable field detectors are capable of operating at much higher clock rates. These techniques inspect data fields in fixed or programmable offset positions in a packet. The fixed protocol identifiers usually recognize encapsulation protocols that are widely used, such as IP (internet protocol), VLAN (IEEE 802.1Q), and SNAP (subnet access protocol) encoded LLC (logical link control). The programmable field detectors allow limited flexibility to support customized classification rules. Since hardware identifiers and detectors can do several data field extractions and comparisons in parallel, these techniques are used to improve the processing speed of the discrimination software.

However, hardware protocol identifiers, even systems enhanced with software control, can only handle a small number of simple classification rules. To provide quality of service (QoS) and fine grain traffic management, future networking applications require packet classifiers capable of handling large numbers of customized policies. These customized policies usually need to match several fixed or variable length data fields in several layers of packet headers with complex dependencies. Moreover, the end user who does not have access to the software code running in the equipment must have some means to modify these policies according to specific application requirements without having to overhaul the software running the equipment.

SUMMARY OF THE INVENTION

The present invention provides a packet classification method and system used in packet routing devices. An incoming packet is classified in accordance with the method and apparatus of the invention. Once classified, the packet routing device can then dispose of the packet in accordance with the classification of the packet. The present invention overcomes limitations in prior art packet processing techniques. The invention reduces rule complexity and hardware costs, while at the same time providing line rate packet processing capability and greatly facilitating the implementation of changing

packetizing policies. The packetizing method and system of the present invention can support a larger number of complex classification rules than is possible using conventional techniques.

This invention solves the packet classification problem with combined software and hardware techniques. Its components in specific embodiments include a PCL (Packet Classification Language), a compiler with compression function, and a hardware packet scanner. User policies are coded in PCL, and translated and compressed by the compiler into the hardware packet scanner. The packet scanner decompresses the code image as it scans the input data stream to do packet classification at line rate.

The invention in one aspect adapts lexical token scanning techniques developed for compilers to data communications. In this adaptation, the communication data stream is treated as byte strings to be interpreted and processed by a compiler and packet classes are treated as token sets defined by regular expressions. The invention provides various solutions to the issues involved in building a hardware token scanner for network traffic classification.

Regular expressions are widely used to specify regular sets, or lexical tokens. Well-known techniques have been developed to translate regular expressions into NFAs (Non-deterministic Finite Automata) that recognize the lexical tokens defined by the expressions. Also, there are sub-set construction algorithms that reduce the NFA into a DFA (Deterministic Finite Automaton) with minimum number of states. According to one embodiment of the invention, these techniques are employed by the PCL compiler. A DFA has a number of states. The states consist of intermediate states and terminating states. Each terminating state denotes one lexical token. The DFA token scanning process starts from the beginning state. At each step, the DFA accepts one input character, according to the current state and the input character, the DFA follows the outgoing arc to the next state in the DFA. This process is repeated until the DFA reaches a terminating state. The label of the terminating states indicates a match is found with a regular expression. Therefore, when reaching a terminating state, the token scanner ends the scanning process and produces a classification result.

Assuming the DFA scans one byte (8 bits) of data at a time, the DFA can be represented by a two dimensional matrix of 256 columns and N rows, where N is the number of states of the DFA. This matrix is referred to as a transition matrix which defines the DFA. A lookup to the transition matrix needs to be done for each scanning step, therefore the matrix needs to be stored in high speed internal or external RAM in a

hardware implementation. The size of the transition matrix grows linearly with the number of DFA states. When the number of states grows large, the size of the matrix quickly exceeds the economic size of current internal or external RAM. Since the transition matrix is sparse with many repetitive elements, a compression algorithm can be employed to produce a compressed DFA, thus reducing the storage size of the transition matrix. The hardware cost of the token scanner scales with the compression ratio achieved. Another advantageous feature is a decompression algorithm that is capable of sustaining the input data rate, and yet is easy to implement in hardware. The reason this last element is advantageous is that for each input character, a transition matrix decompression and lookup operation must be performed.

Instead of using the hardware to compare individual data fields and software to follow the dependency in the user rules, hardware DFAs (deterministic finite automata) are used to scan the input data stream. A regular expression based language is used to define the user classification rules. Therefore, this architecture can support a larger number of complex lexical rules than was possible to do using prior techniques. In one embodiment, a compiler is used to translate the user rules into the compressed DFA transition table.

In another aspect of the invention, dual-ported memories are used to represent the DFA. Two classification logic units are provided to realize an increase in packet classification throughput.

The following sections give further details on the PCL, compiler, compression/decompression algorithms, and hardware packet classifier architecture according to various specific embodiments of the invention.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a high level overview of a PCL compiler in accordance with the present invention;

Fig. 2 is a schematic illustration of the interaction of the *next*, *owner*, and *base* vectors in accordance with the invention;

Fig. 3 is a high level block diagram of a hardware classifier in accordance with the present invention;

Fig. 4 is a flow chart highlighting the steps of operation of the hardware lexical classifier;

Fig. 5 is a high level block diagram of an embodiment incorporating a context dependent aspect of the hardware lexical classifier;

Fig. 6 is a high level block diagram of an alternate embodiment of the hardware lexical classifier; and

5 Fig. 7 is a high level block diagram of an alternate embodiment of the hardware lexical classifier;

Fig. 8 is an exemplary DFA, illustrating its constituents states.

DESCRIPTION OF THE SPECIFIC EMBODIMENTS

10 A. Packet Classification Language

The PCL (Packet Classification Language) is a high level language according to one specific embodiment of the invention that is designed for packet class description. A *packet class* comprises a label that identifies the class, and a class definition that specifies the rules in regular expression notation to recognize that class.

15 The PCL employs a UNIX-like regular expression format. A specific embodiment includes extensions to the regular expressions for convenience of specifying protocol classes and for context dependent skipping. A PCL program is a collection of these packet class definitions.

The language is defined by the following BNF (Backus-Naur Form):

20	program	→	comment (program) pattern (program) pattern comment
25	comment	→	'#' text_line '\n'
	pattern	→	pattern_label '\n' pattern_body
	pattern_body	→	expr pattern_body <blank line> pattern_body expr
30	expr	→	term expr '\n' term ' ' expr '\n' term '\n'
	term	→	factor '*' factor '+' factor '?' factor { hexstr , hexstr } factor { hexstr } factor '^' factor '{' '^' hexstr '-' hexstr '}'
35			
40	factor	→	(' expr ') string '.' [' string '] [' ~' string '] [' hexstr '-' hexstr '] 45 [' ~' hexstr '-' hexstr ']

Table 1 below illustrates the syntax of regular expressions according to a specific embodiment of the invention, and the semantics of each. The first fifteen entries in the table include regular expression operators that are known from prior regular expression definitions. The last two entries are new regular expression operators according to the invention. These enhanced regular expression operators and additional enhanced operators are described with greater detail in the table and in the following discussion.

Table 1

Expression	Matches	Example
Hexstring	Byte values literally	123a4f6789
"ASC string"	ASC values literally	"Apple"
. (period)	Any character	
[String]	Any character in string	[123456] ["apple"]
[~string]	Any character not in string	[~123456] [~"apple"]
[m-n]	Any character in the range of m to n	['a' - 'z'] [01-55]
[~m-n]	Any character not in the range of m to n	[~"a" - "z"] [~23-66]
Expr *	Zero or more expr's	["apple"]*
Expr +	One or more expr's	1234*
Expr ?	Zero or one expr's	1234?56
Expr {m}	m occurrences of expr's	12{14}
Expr {m-n}	m to n occurrences of expr's	12{8-15}
Expr1 Expr2	Expr1 then Expr2	1234"apple"
Expr1 Expr2	Expr1 or Expr2	8808. 12?
(Expr)	Expr	(1234)
^	Skip X number of bytes, where X is the value of the current input byte.	
{^mask<shift-k}	Skip ((X & mask)<<shift - k)	

10 B. PCL Compiler and DFA Compression/Decompression Algorithm

With reference to Fig. 1, a high level illustration of a PCL compiler 102 in accordance with an embodiment of the invention is shown. The PCL compiler operates according to the mechanics of a typical high-level language compiler. A PCL program 104 comprising one or more regular expressions is provided to the PCL compiler which processes the PCL program to produce a DFA 106.

The PCL program 104 feeds into a parser 112. The parser scans the input program and recognizes the grammar syntax and PCL tokens contained in the PCL program to generate an internal grammar tree data structure that represents the regular

expressions in the program. Then an algorithm is used to do the regular expression reduction.

A classic NFA (non-deterministic finite automaton) generation algorithm 114 is used to convert the grammar tree into an NFA. A subset construction algorithm 116 converts the NFA into a DFA (deterministic finite automaton) transition matrix. Merely as an example, Fig. 8 shows using conventional state transition diagram notation, a 4-state DFA that recognizes strings defined by the regular expression $(a|b)^*abb$, namely, any string that ends with 'abb' including the string "abb". Note the initial state is state 0 and the terminating state is state 3, though DFA's typically comprise more than one
10 terminating state.

More particularly, the DFA that is produced is commonly referred to as a lexical scanner which constitutes the front-end of a conventional computer program compiler. In accordance with the present invention, the lexical scanning process scans through an incoming network data packet and produces an identification as to which class
15 the data packet belongs. As will be explained below, an advantage of the invention is the performance increase made possible by implementing the scanner in hardware as compared to the software-based scanners of conventional computer language compilers.

In accordance with an embodiment of the present invention, a DFA of N states is represented by an N-element vector, $label_{(0..N-1)}$. Each entry in the vector *label*
20 corresponds to one of the N states and includes information whether the state is a terminating state or not. If the state is a terminating state, the entry contains further information, including a class index that is associated with the terminating state. The class index indicates the matched input (i.e., the incoming data packet) as belonging to the class identified by the index. The class index determines how the packet routing
25 device will dispose of the incoming packet. The specific actions taken depend on the type of routing or switching device. For example, a firewall filter may simply discard certain recognized packets.

A transition matrix $L_{(0..N-1,0..255)}$ is represented by:

$$\begin{pmatrix} L_{(0,0)} & L_{(0,1)} & \cdots & L_{(0,255)} \\ L_{(1,0)} & \cdots & & L_{(1,255)} \\ \vdots & \ddots & & \vdots \\ L_{(N-2,0)} & \cdots & & L_{(N-2,255)} \\ L_{(N-1,0)} & \cdots & & L_{(N-1,255)} \end{pmatrix},$$

where the column is selected depending on the input character y and the row is selected depending on the current state x . Hence, the matrix element $L_{(x,y)}$ represents the next state to which a transition is made, from state x , when the input character is y . Thus, each element in row x represents the set of next states for any input character.

5 A typical DFA transition matrix usually has many repetitive elements in each row. The reason is that a majority of next states are the same across different input characters in each state. For example, when inputting a text string, the next state is the same as the beginning state until a termination character is input. Hence, the majority of next states in a given row may be defined as a *default* next state. The DFA transition
10 matrix is therefore sprinkled throughout with *default* next states.

 A compression algorithm 118 takes advantage of the sparse nature of the transition matrix. First, the compression algorithm calculates a *default* next state for each row of the matrix L and saves it in an N -element vector, $default_{(0..N-1)}$. This is done by determining, for each row, which state occurs most frequently. That state then constitutes
15 the *default* state for that row. The algorithm then sets, for each row, those matrix elements in the matrix L which are equal to the default value (for that row) to zero.

 After this initial processing step, the matrix L now has a lot of zeros, with the remaining non-zero elements representing the non-default transitions in the diagram. The 2-D matrix is then collapsed into a more compact one-dimensional long vector, *next*.
20 In this process, another N -element vector, $base_{(0..N-1)}$ holds *base positions* selected for each row of L . All the non-zero elements, $L_{(x,y)}$, are copied into the $next_{(base[x]+y)}$ vector, $base[x]$ being the offset into the *next* vector of the first non-zero element in row x of transition matrix L . Each row of the transition matrix $L_{(x,0..255)}$ can cover a window spanning 256 elements in the *next* vector starting from the base address of this row:
25 { $next_{(base[x])} \dots next_{(base[x]+255)}$ }. However, since only the non-default elements are copied into the *next* vector, many of the *next* vector elements in this window contain zero. Therefore, the *base* positions are chosen properly such that the windows for each row of data in the *next* vector overlap as much as possible to reduce the total length of the *next* vector, with the restriction that non-default elements from two different rows cannot be
30 mapped into the same position in the *next* vector.

 Another vector, *owner*, with size equal to the *next* vector is used to record the ownership of each entry in the *next* vector, i.e. which row in transition matrix L the

entry belongs. Every time a non-default element $L_{(x,y)}$ is copied into a position in the next vector $next_{(x)}$, the corresponding element $owner_{(x)}$ is set to the value x , the row index of $L_{(x,y)}$.

Referring to Fig. 2, the vectors $next$ and $owner$ are shown. The $next$ vector includes the next states, s_1, s_2, s_3 , and so on. The $owner$ vector shows which row in matrix L each entry in vector $next$ belongs to. Thus, entries 202 – 206 belong to row A , while entries 212 – 216 belong to row B . The $base$ vector indicates where in the $next$ vector the first non-default element for a given row is located. Hence, for row B , the first non-default element is located at $next_{(base[B])}$, namely, entry 212. The next non-default element in row B can be located by traversing down the $owner$ vector beginning at $owner_{(base[B])}$ until the next entry in $owner$ is encountered that contains the row number B , in this case, entry 214. Observe that the very next entry in vector $next$, entry 206, does not belong to row B , as indicated in the $owner$ vector. This means that the next entry in row B of transition matrix L is the default state, the value for which is obtained from vector $default$ at $default_{(base[B])}$.

The length M of the compressed vector $next$ and vector $owner$, is determined by the base addresses chosen for each row. The more densely the rows overlap, the higher a compression ratio is achieved:

$$M = 256 + MAX(base_0 \cdots base_{N-1}).$$

Table 2 below is a summary of the symbols used in the description of the compression algorithm.

Table 2

Symbol	Description	Size
N	number of states in the DFA	
M	size of the collapsed one-dimensional vector $next$ and $owner$	
$L_{(0..N-1,0..255)}$	original DFA transition matrix	$N \times 256$
$label_{(0..N-1)}$	indicates if a state is terminating state, if so which the associated class identifier	N
$default_{(0..N-1)}$	the default next state for each row	N
$base_{(0..N-1)}$	the base address for each row	N
$next_{(0..M-1)}$	the non-default next state	M
$owner_{(0..M-1)}$	the owner of each position in $next$, represents which row the corresponding $next$ element belongs to	M

An alternative, more formal description of the compression algorithm is given below, using a C-like notational format:

1. Find the default values:

```

5  for i= 0 to N-1
    default[i] = the value with maximum number of occurrences
                among {  $L_{(i,0)}$ ,  $L_{(i,1)}$  ...  $L_{(i,255)}$  }

```

2. Zero out the default elements for each row:

```

    for i=1 to N
      for (j=0 to 255)
10      if (  $L_{(i,j)}$  == default[i] )  $L_{(i,j)}$  = 0;

```

3. Clear the vectors:

```

    for (i=0 to MAX_VECTOR_SIZE)
      next(i) = 0; owner(i) = -1;

```

4. Align the rows to the target vector:

```

15  next_base = 0;
    for (i=1 to N)
      {
        not_fit = 1;
        while (not_fit)
20          {
            not_fit = 0;          // assuming fit trial succeed
            for (j= 0 to 255)      // tried to fit row[i] to next at next_base
              {
                if ( ( $L_{(i,j)}$  != 0) && (Owner(next_base+j) != -1) ) // collision
25                  {
                    not_fit = 1;    // trial failed
                    next_base ++;   // increment to try the next position
                    break;
                }
              }
            }
30          }
        base(i) = next_base;
        for (j=0 to 255)          // copy the non-zero elements of L to next
          {                      // and save the row info in owner
35            if (  $L_{(i,j)}$  != 0 )
              {
                next(next_base+j) =  $L_{(i,j)}$ ;
                next(next_base+j) = i;
              }
            }
40      }
  }

```

In general, the compression algorithm takes transition matrix $L_{(0..N-1,0..255)}$ as input, and generates the following data structures: $default_{(0..N-1)}$, $base_{(0..N-1)}$, $next_{(0..M)}$ and $owner_{(0..M)}$. The compression ratio λ is calculated by the following equation:

$$\lambda = \frac{\text{size}(\text{default}_{(0..N-1)} + \text{base}_{(0..N-1)} + \text{next}_{(0..M-1)} + \text{owner}_{(0..M-1)})}{\text{size}(L_{(0..N-1,0..255)})} = \frac{N + N + M + M}{256N} = \frac{N + M}{128N}$$

Decompression is performed to do a DFA transition matrix lookup from the compressed data structures. To calculate the value of $L_{(x,y)}$ from vectors $default_{(0..N-1)}$, $base_{(0..N-1)}$, $next_{(0..M)}$ and $owner_{(0..M)}$ for a given current state X and input

character Y , the following algorithm is used:

```

Input (x, y), Output  $L_{(x,y)}$ 
1.  $pos = base_{(x)}$ 
2. if ( $owner_{(pos+y)} == X$ )
    return ( $next_{(pos+y)}$ )
else
    return ( $default_{(x)}$ )

```

The decompression algorithm looks up the base address for state X in the first step. Then it checks the vector entry $owner_{(pos+y)}$ to determine if next state $L_{(x,y)}$ is in the $next$ vector. If so, the value in the vector entry $next_{(pos+y)}$ is returned; otherwise the default value for X $default_{(x)}$ is returned.

For each transition matrix decompression look up, the following operations are performed:

- one memory read operation to $base_{(x)}$
- one memory read operation to $owner_{(pos+y)}$
- one memory read operation to $next_{(pos+y)}$
- one memory read operation to $default_{(x)}$
- a comparison and selection operation

Since the decompression requires five operations to do, it is very simple for hardware implementation, and satisfies the requirements for line rate processing.

C. Hardware Architecture of a Lexical Packet Classifier

A hardware classifier according to one embodiment of the invention implements a DFA that is driven by compressed data structures. The following hardware architecture assumes that several channels of time division multiplexed input packet data are presented to the classifier over a byte link input interface. The classifier generates a match indication along with the matched class identifiers.

The general architecture of an embodiment of the hardware classifier 300 is depicted by the high level block diagram of Fig. 3. This hardware structure implements the foregoing transition matrix decompression algorithm and a multi-channel DFA token recognizer. This embodiment of the invention provides a non-pipelined structure comprising five asynchronous RAMs 301 - 305, a register file 312, an adder 314, and comparators 321, 323. Table 3 describes the signals used in the diagram.

Table 3

Signal	I/O	Description
LII_SOF	Input	Indicates the start of an input frame
LII_CID	Input	Provide the channel index for the input data in the current cycle
LII_DATA	Input	Input packet data byte
LII_WE	Input	Data enable, asserted while the valid data is presented on LII
FOUND	Output	Asserted when a classification match is found
CLASSID	Output	Provides the match class identifier

The base RAM 301, owner RAM 302, next RAM 303, default RAM 304, and label RAM 305 are five asynchronous RAMs that are used to store the foregoing compressed DFA data structure. These RAMs are loaded with the compiled code images at system start up. The current state register file 312 provides channelized context for the DFA based on signal LII_CID 334, which indicates on which channel the input packet is arriving. There is state information corresponding to each channel.

The discussion will now turn to the operation of hardware classifier 300 in connection with the flow chart of Fig. 4. The flow chart outlines the highlights of the processing which takes place in the hardware classifier. Generally, the classifier scans the input comprising a stream of data bytes which constitute incoming data packets. As each packet is recognized, by reaching a terminating state in the DFA, a class index is produced thereby identifying the scanned packet as belonging to that class. The packet is then handled according to its class index during subsequent processing by the routing device; e.g. firewall filtering, policy-based routing, and so on.

At the beginning of each clock cycle, start of frame signal 336 is checked in step 402. If a determination is made in step 401 that a new frame is available, then channel index 334 is read to select the corresponding entry in register file 312. The output of the register file represents the current state x . This feeds into base RAM 301 and serves as an index into the base RAM. Processing continues with step 406 where data enable signal 332 is read. If a determination is made that data is not available on the link input interface (LII), then the classifier simply continues to read data from the LII until the next cycle occurs.

If data is available, then processing proceeds to step 408, where data from LII is received. In step 410, the current state x feeds into the base RAM to produce an offset value at its *rdata* output. This offset value represents the current state (i.e., row) in the transition matrix. More particularly, the offset value represents the first column in the transition matrix. The offset value becomes an index into owner RAM 302 and next RAM 303. Step 410 corresponds to the operation $pos \leftarrow base_{(x)}$. The current state x is also used to index into default RAM 304 which produces the default value (at its *rdata* output) associated with the current state.

Next, in step 412, the data from LII is delivered to the a input of adder 314. Here, the LII data is combined with the offset value that is produced from base RAM 301 to produce an offset position (pos) into owner RAM 302 and next RAM 303. This operation produces $pos + y$ at the output of the adder. This offset position represents $L_{(x,y)}$ in the transition matrix, namely, the next state to which the transition occurs. Hence, in step 414, the offset value from the base RAM feeds into the owner RAM and the next RAM. The owner RAM produces a row identifier $owner_{(pos+y)}$ and the next RAM produces a next state value. The row identifier produced by the owner RAM indicates in which row (in the transition matrix) $next_{(pos+y)}$ belongs.

Steps 416 and 403 determine whether the *next state value* belongs to the same state (i.e., row) as the current state x . Hence, the output of owner RAM 302 is compared by comparator 321 against the current state x obtained from the state register file 312. If the *next state value* does not belong to the same state as the current state x , then the new state is set (step 418) to the default state value $default_{(x)}$, obtained from default RAM 304. Selector 324 is controlled to produce its b input which is then delivered to selector 322. If the *next state value* does belong to the same state as the

current state x , then the new state is set (step 422) to the state obtained from next RAM 304. Selector 324 is controlled to produce its a input which is then delivered to selector 322. At step 420, since signal 332 is asserted, selector 322 will produce its a input which then feeds into the register file, thereby effectuating an update of the current state.

5 In the case where signal 332 (LII_WE) is de-asserted, meaning that no valid input data is available in the current clock cycle, the scanner 300 should remain in the current state. The selector 322 provides this by selecting its b input, which receives the current state. This action simply feeds it back to the register file thus preserving the current state.

10 Referring back to Fig. 3, for each cycle, the current state is also delivered to label RAM 305. The label RAM outputs CLASSID information to an event queue 326. The label RAM also outputs an indication whether the current state is a terminating state. If it is, then comparator 322 will issue a signal indicating the FOUND condition to the event queue. Otherwise, the FOUND condition is not asserted and the event queue
15 ignores the CLASSID information. The event queue is a FIFO (first-in first-out queue) that holds the classifier results, or other events (operations) generated by the scanner.

D. Context Dependent Processing

One problem with prior art DFA-based scanning techniques is that prior
20 art DFAs are incapable of performing context dependent recognition. A regular expression cannot define language structure such as:

$$n(x_1x_2 \cdots x_M),$$

where an arbitrary input character n is followed by M occurrences of x and M is dependent on the input character n . Because the number of characters following n is
25 dependent on the value of input character n , the structure is inherently context-dependent. Therefore, such sequences cannot be represented by a context free lexical rule.

Given the valid range for the value of n to be $[1, N]$, the expression can be expanded into the static lexical expression:

$$1(x_1) | 2(x_1x_2) | 3(x_1x_2x_2) | \cdots N(x_1x_2 \cdots x_M).$$

30 While this representation can be converted into a DFA that recognizes the lexicon, the complexity of the expression, and the size of DFA quickly expands beyond the practical range as N increases.

An expression of the form above is not unusual in packet headers. For example, the IP header is a variable-length data structure, where the IHL field in the first byte of IP header is the size of IP header. Similarly, TCP headers are also variable-length.

To support recognition of these context dependent structures, the present invention in one embodiment includes enhancements to the PCL language definition, the PCL compiler, and the hardware structure. These enhancements include *skip*, *register save*, and *register reference* operators as outlined in Table 4.

Table 4

Expression	Matches	Example
\wedge	Skip X number of bytes, where X is the current input byte value	\wedge
$\{\wedge \text{mask} \ll \text{shift} - k\}$	Skip $((X \& \text{mask}) \ll \text{shift} - k)$, X AND'd with <i>mask</i> , then left-rotated by <i>shift</i> amount, then subtract <i>k</i>	$\{\wedge 0f<3-4\}$
$\{\sim \text{regid} = \text{mask} \ll \text{shift} - k\}$	Save the value $((X \& \text{mask}) \ll \text{shift} - k)$ into register <i>regid</i>	$\{-1=0f<3-4\}$
$\{\sim \text{regid} \wedge\}$	Skip $(\sim \text{regid})$	$\{\sim 1 \wedge\}$
$\{\sim \text{regid} = \sim \text{regida} \text{ operator } \sim \text{regidb}\}$	register arithmetic	$\{-1=-2+-3\}$

These enhanced regular expression operators add context dependent processing and register file manipulation functions to the PCL language. The PCL compiler is accordingly enhanced to compile these operators into DFA instructions. Therefore, the enhanced PCL compiler produces an additional vector: $\text{instruction}_{(0..N-1)}$

that contains the binary code for the instruction associated with each DFA state. The invention is not limited to the foregoing described instructions. Rather, this aspect of the invention lies in the association of instructions with DFA states. It should be clear that other instructions can be included, in accordance with the spirit of the invention, for any given implementation of switch or router device. Thus, a device provider can implement an appropriate instruction set for a given switching device to accommodate all possible packet processing scenarios contemplated for the device. The end-user can then define a set of policies using the enhanced regular expressions of the PCL to customize the device for her particular needs.

The classifier shown in Fig. 3 is enhanced accordingly to accommodate the DFA containing the enhanced regular expressions. Generally, each state of the enhanced DFA is associated with one or more instructions that do arithmetic on the input data, register manipulation, or skipping. For some data packets, the regular expressions used to

identify them do not require the enhanced regular expressions. In those cases, the DFA states are associated with the NULL instruction. In cases where one or more enhanced regular expressions are needed to match a data packet, the DFA states will contain one or more non-NULL instructions. Thus, upon reaching a state that has one or more non-NULL instructions associated with it, the instructions are executed before making a state transition to the next DFA state.

The following examples are provided to illustrate applications of the foregoing regular expressions to typical network data packets:

10 1. match an IP over VLAN Ethernet Frame -

→ .{12}8100.{2}0800 ←

15 .{12} skip the first 12 bytes, which are DA and SA, don't care
 8100 match the *type field* value of 0x8100, indicates VLAN
 .{2} skip next two bytes, which comprises VLANTAG, don't care
 0800 next word is TYPE, 0x0800 indicates IP protocol

20 2. match any packet containing "yahoo" within the first 40 bytes of the header -

→ .{0-35}8100"yahoo" ←

25 .{0-35} skip 0 to 35 occurrences of any character, until...
 8100 0x8100 is reached, and
 "yahoo" followed by the string "yahoo"

30 3. match any TCP/UDP packet with (source_port == 5) over an IP over Ethernet protocol -

→ .{12}0800{^0f<0-0}0005 ←

35 .{12} skip the first 12 bytes, which are DA and SA, don't care
 8000 match the *type field* value of 0x8000, indicates IP packet
 {^0f<0-0} header_length is the lower 4 bits of ip header, this
 expression simply masks the next byte scanned in by 0xf
 to produce a value, which represents how many additional

bytes will be skipped

0005 TCP/UDP source port number = 0x0005

5 4. match telnet over TCP over IP over VLAN Ethernet

→ .{12}8100..0800{~1=^0f<0-0a}.{8}06.{~1^}..17 ←

	.{12}	skip the first 12 bytes, which are DA and SA, don't care
10	8100..	0x8100 Identifies VLAN
	..	next two bytes VLANTAG
	0800	next word is TYPE, 0x0800 indicates IP protocol
	{~1=^0f<0-0a}	header_length is the lower 4 bit of ip header
		save (header_length - 0x0a) in register 1
15	.{8}	skip 8 bytes to get to IP protocol field
	06	protocol == 0x06, this identifies TCP
	{~1^}	skip according to register 1 value to get to TCP header
	..	skip two-byte TCP source port number
20	17	TCP destination port = 0x17, identifies as TELNET protocol

Fig. 5 shows the enhanced hardware architecture to handle the enhanced regular expressions. The hardware classifier 500 illustrated in Fig. 5, comprises the same as structures shown in Fig. 3. The original RAMs and DFA logic are as shown in Fig. 3. The enhanced classifier includes a skipping logic 502, an additional instruction RAM 506, an ALU (arithmetic logic unit) 504 that executes the instruction, a general purpose register file 508, and a decision engine 510.

In this embodiment of the invention, enable signal 332 feeds into skipping logic 502. The skipping logic produces a select signal 501 which feeds into selector 322. ALU 504 receives in one of its data inputs the incoming data on the link input interface lines 338.

The enhanced classifier 500 scans the input data and follows the DFA in the original way, as discussed in connection with the processing outlined in Fig. 4. In addition, the current state value x is used as an address to fetch an instruction from the instruction RAM 506. The instruction is decoded by the ALU to do either arithmetic on the input data 338 to manipulate the register file data, or to send control information to the skipping logic 502. In the case of a skip, the skipping logic skips as many subsequent input bytes as called for by the value of the current input byte. The b input to mux 322

receives the current state value. A counter (not shown) in the skipping logic counts down during a skip operation. While the counter > 0 , the b input is selected so that the next state is the current state. Thus, no state transitions occur when the scanning hardware is executing a skip instruction.

5 The ALU calculation result is either saved in register file 508, or sent to the skipping logic. The register file and the event queue are accessible by a downstream decision engine 510. This architecture allows the DFA to skip data bytes according to certain data fields in the input packet. It can also extract important data fields in the packet and provide the extracted data to the decision engine by storing the extracted data
10 in the register file. The decision engine is essentially the rest of the switch or routing device which receives the classified packets and processes them accordingly.

F. Alternate Embodiments

 According to the application requirements and the design constraints,
15 alternative structures can be used in the implementation.

(i) Fixed rule protocol classifier

 Fig. 6 shows a ROM version of the classifier of Figs. 3 and 5. Some applications require the packet classifier to classify a fixed set of policies. The same PCL
20 and compiler techniques can be used to generate a compressed form of the DFA transition matrix from the policy set. The generated *instruction*, *base*, *label*, *default*, *owner*, and *next* vectors do not need to be changed, thus can be stored in lower cost ROMs. Hence, the RAMs 301 – 305 and 506 are replaced with ROMs 601 – 606.

25 (ii) Pipelined Implementation for high clock rate application

 The hardware structure in Figs. 3, 5, and 6 can be pipelined to achieve higher clock rate and to use synchronous RAMs in the design. The pipeline structure can be optimized in various ways according to the system clock requirements, timing
30 constraints, link input interface definitions.

(iii) Using Dual-port RAMs to Double Throughput

 As shown in Fig. 7, dual-port RAMs 701 – 706 can be used to support two independent packet classifiers. Each classifier 712, 714 is attached to one port of each RAM. Because the packet classifiers only make read accesses to the RAM from

independent ports, there is no access contention problem. Hence, both classifiers can operate at full speed on independent link input channels LII1, LII2.

Accordingly, the present invention, in various specific embodiments:

5 • Provides a versatile enhanced regular expression based PCL (Packet Classifier Language) for user policy definition. Support arbitrary class definition that is describable using a regular expression.

 • Concurrently matches a large number of complex rules. The maximum number of rules and complexity is only limited by the size the transition RAM size
10 chosen in an implementation.

 • Includes a compiler that maps the rule set into binary code for hardware. The compiler compresses the binary code to reduce the code image size.

 • Provides for programmable packet classifier hardware that runs at the same clock frequency as the data word arrival rate from the network and yet sustains the
15 line rate classification of packets. The compressed code image generated by the compiler is loaded into the RAM in the packet classifier. The hardware decompresses the code and scans the input data dynamically. The hardware can support input packet streams from several concurrent input channels.

 • Includes enhanced DFAs with ALU and a register file to support data
20 context dependent skipping and field extraction operation in the classifier hardware. The skipping function is the key to supporting context dependent rules. The enhancement can significantly reduce the numbers of DFA states required to recognize variable length protocol headers.

**THE EMBODIMENTS OF THE INVENTION IN WHICH AN EXCLUSIVE
PROPERTY OR PRIVILEGE IS CLAIMED ARE DEFINED AS FOLLOWS:**

- 1 1. A method for classifying received network data comprising:
2 scanning incoming network data using lexical token scanning wherein said network data
3 is treated as a stream of input bytes, said network data being organized into data packets,
4 said lexical scanning resulting in the identification of a data packet as belonging to one of
5 a plurality of classes.
- 1 2. The method of claim 1 wherein said scanning includes identifying
2 an arithmetic operation and performing said arithmetic operation.
- 1 3. The method of claim 1 wherein said scanning includes identifying
2 a skip operation and in response thereto skipping over one or more subsequent input
3 bytes.
- 1 4. The method of claim 1 wherein said lexical scanning includes
2 providing a set of regular expressions, each regular expression having an associated class
3 identifier.
- 1 5. The method of claim 1 further including providing a deterministic
2 finite automaton (DFA) comprising plural states, said step of scanning including
3 recognizing data packets using said DFA including transitioning from one state to
4 another.
- 1 6. The method of claim 5 wherein said data packets are variable
2 length data packets.
- 1 7. The method of claim 5 wherein said DFA is defined by a set of
2 regular expressions.
- 1 8. The method of claim 7 further including generating a grammar tree
2 data structure representative of said regular expression, producing a non-deterministic
3 finite automaton (NFA) from said grammar tree data structure, and converting said NFA
4 to produce said DFA.

1 9. The method of claim 5 wherein some of said states include one or
2 more associated computer instructions and wherein said computer instructions are
3 executed in connection with transitioning to a state.

1 10. The method of claim 9 wherein some of said states further include
2 a skip instruction.

1 11. In a network data switching device, a method for classifying data
2 packets comprising steps of:
3 providing one or more regular expressions, each having an associated class
4 identifier;
5 receiving plural data packets, each having a length not necessarily equal to
6 one another; and
7 for each data packet, determining a matching one of said regular
8 expressions that matches said data packet, wherein said each data packet is classified
9 according to the class identifier associated with said matching regular expression.

1 12. The method of claim 11 wherein said data packets comprise a data
2 stream and said determining includes lexically scanning said data stream.

1 13. The method of claim 11 wherein said regular expressions are
2 represented by a deterministic finite automaton (DFA).

1 14. The method of claim 13 wherein said DFA is in compressed form.

1 15. The method of claim 11 further including compiling said regular
2 expressions to produce said DFA.

1 16. The method of claim 15 wherein said compiling produces a non-
2 deterministic finite automaton (NFA) as intermediate data structure, said compiling
3 further includes converting said NFA to produce said DFA.

1 17. The method of claim 16 further including reducing said DFA to a
2 compressed form.

1 18. The method of claim 11 wherein said data packet comprises plural
2 bytes, and said determining includes detecting an operator indicating a number of bytes to
3 be skipped.

1 19. The method of claim 18 wherein said number is specified by the
2 value of a current input byte.

1 20. The method of claim 18 wherein said number is specified in a
2 register.

1 21. The method of claim 18 wherein said determining further includes
2 detecting an operator indicating a value to be saved in a register.

1 22. The method of claim 21 wherein said determining further includes
2 detecting an operator indicating a logical or mathematical operation to be performed on
3 the contents of said register.

1 23. In a data packet receiving and forwarding device, a method for
2 classifying received data packets comprising a stream of data, said method comprising
3 steps of:
4 receiving a description of classification rules in a classification language;
5 compiling said classification language to produce a deterministic finite
6 automaton (DFA) comprising plural states;
7 configuring a programmable hardware packet classifier with said DFA;
8 and
9 scanning said data stream with said hardware packet classifier to classify
10 said received data packets.

1 24. The method of claim 23 wherein said compiling includes
2 associating arithmetic and logic instructions with some of said states.

1 25. The method of claim 23 wherein said classification language
2 includes regular expressions.

1 26. The method of claim 25 wherein said regular expressions include
2 arithmetic and logic operations.

1 27. The method of claim 26 wherein said regular expressions further
2 include skip operations.

1 28. The method of claim 27 wherein said regular expressions further
2 include data storage operations.

1 29. The method of claim 23 wherein said DFA is in compressed
2 format.

1 30. The method of claim 23 further including:
2 receiving a second description of classification rules in a classification
3 language;
4 compiling said second classification language to produce a second DFA;
5 configuring a programmable hardware packet classifier with said second
6 DFA; and
7 applying said data stream to said hardware packet classifier to classify said
8 received data packets,
9 wherein said data packets are classified according to said second
10 classification rules, thereby facilitating changing packetizing policies in said data packet
11 routing device.

1 31. A network data packet classifier comprising:
2 an input port for receiving network data packets comprising a stream of
3 data;
4 a memory assemblage configured with data representing a deterministic
5 finite automaton (DFA), said DFA representing plural regular expressions; and
6 decompression logic operatively coupled to said memory assemblage and
7 configured to scan said stream of data with said DFA to find a matching one of said
8 regular expressions,
9 said regular expressions having corresponding class identifiers,
10 wherein each of said network data packets is associated with the class
11 identifier of said regular expression that matches it.

1 32. The classifier of claim 31 wherein some of said regular expressions
2 include arithmetic instructions and logic instructions, said memory assemblage further

3 configured to contain said instructions, the classifier further including an arithmetic logic
4 unit operatively coupled to said decompression logic and configured to execute said
5 instructions.

1 33. The classifier of claim 32 further including at least one register
2 operatively coupled to said arithmetic logic unit, said arithmetic logic unit further
3 configured to store data into said register in response to a save instruction.

1 34. The classifier of claim 32 further including skip logic operatively
2 coupled to said logic component and configured to skip over an amount of data in
3 response a skip instruction.

1 35. The classifier of claim 31 wherein said network data packets can
2 vary from one packet to another.

1 36. The classifier of claim 31 wherein said DFA is in compressed
2 form.

1 37. The classifier of claim 36 wherein said DFA comprises plural non-
2 default states and plural default states, and said memory assemblage comprises a base
3 memory, a next-state memory, and a default-state memory; said base memory configured
4 to contain address locations of said next-state memory, said next-state memory
5 representing all of said non-default states, said default-state memory representing all of
6 said default states.

1 38. The classifier of claim 37 wherein said memories are random
2 access memories.

1 39. The classifier of claim 37 wherein said memories are read-only
2 memories.

1 40. A network data packet classifier comprising:
2 an input configured to provide a data packet comprising a stream of data;
3 a first system of memory configured with data representing a deterministic
4 finite automaton (DFA), said DFA comprising plural states including an initial state and
5 plural terminating states;

6 a system of logic circuits operatively coupled to said first system of
7 memory and to said input, and configured to lexically scan said data stream with said
8 DFA to produce a reached terminating state; and

9 a second system of memory configured with data representing a class
10 index corresponding to each of said terminating states and configured to output a class
11 index in response to the production of said reached terminating state.

1 41. The classifier of claim 40 further including a third system of
2 memory configured to contain current state information for plural input channels, said
3 system of logic circuits operatively coupled to said third system of memory to initialize
4 said DFA in accordance with current state information corresponding to the input channel
5 associated with said data packet.

1 42. The classifier of claim 40 wherein some of said states have one or
2 more associated instructions, the classifier further including an arithmetic logic unit
3 operatively coupled to said system of logic circuits and configured to execute said
4 instructions.

1 43. The classifier of claim 42 further including at least one register
2 operatively coupled to said arithmetic logic unit, said arithmetic logic unit further
3 configured to store data into said register in response to a save instruction.

1 44. The classifier of claim 42 further including skip logic operatively
2 coupled to said logic component and configured to skip over an amount of data in
3 response a skip instruction.

1 45. The classifier of claim 40 wherein said stream of data is a stream of
2 bytes.

1 46. The classifier of claim 40 wherein said data packets vary from one
2 packet to another.

1 47. A network packet classifier comprising:
2 means for receiving an incoming network packet;

3 means for classifying said network packet by matching the pattern of its
4 constituent data against plural regular expressions, each regular expression having a
5 corresponding class identifier; and

6 means for outputting a class identifier of the regular expression which
7 matches said network packet.

1 48. The classifier of claim 47 wherein said means for classifying
2 includes a memory component configured with data to represent a deterministic finite
3 automaton (DFA).

1 49. The classifier of claim 48 wherein said means for outputting
2 includes a second memory component configured with said class identifiers.

1 50. The classifier of claim 47 wherein said regular expressions include
2 arithmetic specifiers and said means for classifying includes an arithmetic logic unit
3 configured to perform operations in accordance with said arithmetic specifiers.

1 51. A network packet classifier comprising:
2 a dual-ported memory component;
3 first classification logic operatively coupled to a first port of said dual-
4 ported memory component and having a first input for receiving a data stream; and
5 second classification logic operatively coupled to a second port of said
6 dual-ported memory component and having a second input for receiving a data stream,
7 said memory component configured to contain a deterministic finite
8 automaton (DFA) comprising plural states,
9 said DFA representing plural regular expressions for matching data
10 packets,

11 said first and second classification logic each configured to scan its
12 associated data stream using said DFA to identify data packets contained therein and to
13 classify identified data packets.

1 52. The classifier of claim 51 wherein said data packets are
2 characterized in being variable in length.

1 53. The classifier of claim 51 wherein said regular expressions include
2 arithmetic and logic operators.

- 1 54. The classifier of claim 51 wherein said regular expressions include
2 a skip operator.

17




FIG. 1




FIG. 2

27






FIG. 3





5/7



6/7




FIG. 7

7/7




FIG. 8

